atomic for Dummies
The memory controller is barely in charge of making sure that memory & cache on different processors stays consistent - if you write to memory on CPU1, CPU2 won't have the ability to read another thing from its cache. It's actually not its accountability to be sure that They are equally making an attempt to manipulate exactly the same data. Here ar